Difference between revisions of "Hours 0910"
From DIDEAS Wiki
m |
m |
||
| Line 1: | Line 1: | ||
{{ceb_private}} | {{ceb_private}} | ||
=Oct 09= | =Oct 09= | ||
| + | ==set oct 3== | ||
| + | * 1pm - 2:45 | ||
| + | ** analysis of log file | ||
| + | |||
==Fri Oct 2== | ==Fri Oct 2== | ||
* 11:30a - 1:15p | * 11:30a - 1:15p | ||
** review AVR report from PCB fab house. Errors need to be correct and resubmitted. | ** review AVR report from PCB fab house. Errors need to be correct and resubmitted. | ||
| + | |||
| + | * 5:00p - 7:00 p | ||
| + | ** correct DRC mistakes, resubmit. | ||
==Thur Oct 1== | ==Thur Oct 1== | ||
Revision as of 18:44, 3 October 2009
Oct 09
set oct 3
- 1pm - 2:45
- analysis of log file
Fri Oct 2
- 11:30a - 1:15p
- review AVR report from PCB fab house. Errors need to be correct and resubmitted.
- 5:00p - 7:00 p
- correct DRC mistakes, resubmit.
Thur Oct 1
- 9-10:30
- improve gnd grid, add plane for switcher, and correct poor routing issues w/WIP4C1.
- 4-8:15
- improve manual routing of WIP4C1, manual route of VCC33, re run auto route
- create a dclamp2 -
- submit project to fab house for DRC analysis
- 9:30p - 2:15 a
- review time drif experiment and improve output and start plotting
- test LF, checking output data, build new envelope for 2000N
- setup testjig to monitor copley (required reboot and serial cable was moved)
- running lifefix w/trajectory enevelope testing and SWIFI logging to linux box.
